



Small Satellites Demand Innovation in Reliability
Harald Schone, JPL



Huygens probe lands on Saturn on this day, Jan 14 2005

What's Wrong with SmallSat Reliability?

- A few basic truths:
 - More experienced institutions are more successful
 - Over the decades more missions succeed
 - Mission capabilities have vastly improved
- 4 things you like when developing reliable SmallSats
 - ... experienced engineers
 - ... a multi-discipline team
 - ... plenty of money and schedule
 - ... have learned to deal with COTS

What to do if you don't have all "4"?

Image of MARS
by Marco CubeSat



Michael Swartwout

Reliability in CubeSats is Challenging

- Small form factor and low power demands COTS electronics
 - Long term reliability not an issue
 - Radiation effects are a major concern, specially for non-LEO missions
 - Typically no radiation data exists for COTS
- Tremendous variation in missions types- every cubesat is a unique
 - Risk posture, duration, environment, schedule, cost, complexity, ...
- Huge variation in each institution's knowledge base
 - A one-size-fits-all training is ineffective

We established the Small Satellite Reliability Initiative as an answer to these challenges



The banner features a dark space background with a bright orange sun on the left, a large blue and white Earth in the center, and several small satellites in orbit. On the right, there is a rocket launch and a satellite orbiting the Moon.

Small Spacecraft Virtual Institute

- Home
- About SSVI
- Working Groups & Initiatives
- NASA Small Spacecraft Opportunities
- Upcoming Conferences and Events
- Space Mission Design Tools
- Related Links

The Small Satellite Reliability Initiative- A Public-Private Collaboration

At present, CubeSat components and buses are generally not appropriate for missions where significant risk of failure, or the inability to quantify risk or confidence, is acceptable. However, in the future, we anticipate that CubeSats will be used for missions requiring reliability of 1-3 years for Earth missions and even longer for Planetary and Heliophysics missions. In addition, SmallSats could be developed using CubeSat components and subsystems but will not have the CubeSat form factor. Both CubeSats and SmallSats could then be used where their attributes could otherwise enable or enhance mission objectives or provide other meaningful benefits—e.g. lower cost, increased coverage (spatial, temporal, spectral), agility, resiliency, etc. Historically, it was understood and accepted that “high risk” and “CubeSat” were largely synonymous; expectations were set accordingly. But their growing potential utility is driving an interagency effort to improve and quantify CubeSat reliability, and more generally, small satellite mission risk.

Goal 1: Innovate Sharing Knowledge

- Effective knowledge sharing requires thought
 - Effective ways to collect information: Useful/Complete/ Quick
 - Find formats to facilitate information sharing
 - Sharing piles of papers, seminars, lists of lessons learned or best practices is cumbersome and discourages adoption
 - How to best navigate through this information (standard format & metadata)
 - Guide you through a design/development/Ops process?- Expert System
 - Do you want to be predictive?- Share models
- Make use of vague information. Example:
 - “generally this part has a low TID tolerance” ✓
 -use CMOS with feature sizes <45nm ✓
 - ... the parts are susceptible to SEL ✓
 - Design for simplicity ⚡



Overview of Workshop Results: Communicating Risk


- Tailoring Matrices
 - Classify & communicate risk
 - A subgroup is developing characteristics for a number of mission 'types' that impact reliability
 - Risk mitigation binned by risk posture
 - Governance tailored by risk tolerance
- Risk Models
 - System level libraries under development
 - Studies system architecture and fault protection
 - Informs sponsor of key risk drivers

Mission characteristics for an LEO/GEO Mission

Risk Tolerance → Mission Characteristics ↓	Very Low	Low	Moderate	High	Very High
Mission Criticality	National Security; Operational	Operational; Primary Science	Gap Filler	Experimental; Technology Demo	Technology Demo; Teaching System
LEO Mission Life	5+ years	3-5 years	~1 year	Months	Days to weeks
GEO/Deep Space Mission Life	10+ years	5+ years	1-3 years	Months	Days

Mission characteristic for a large constellation

Risk Tolerance → Mission Characteristics ↓	Very Low	Low	Moderate	High	Very High
Mission Criticality	National Security; Operational	Operational; Primary Science	Gap Filler	Experimental; Technology Demo	Technology Demo; Teaching System
LEO Mission Life	5+ years	3-5 years	~1 year	Months	Days to weeks
GEO/Deep Space Mission Life	10+ years	5+ years	1-3 years	Months	Days
Single Satellite	Operational Mission	Data gathering	Gap Filler	Experiment	Technology Demonstration
Constellation (>10) Satellites	Common mode failures ruled out	High unit cost; limited "spare" vehicles		Multiple spare vehicles	Re-launch readily available



Sharing JPL COTS Radiation Guidelines. Not a Good Example

1	Guideline for the Selection of COTS Electronic Parts that will operate in a Space Radiation Environments	1-1
2	Radiation-Based Selection of COTS Devices for JPL Flight Systems: Field Programmable Gate Arrays (FPGA)	2-2
2.1	Introduction	2-2
2.2	FPGA Technology Overview	2-2
2.3	Radiation Effects on FPGA Technologies	2-3
2.4	References	2-12
3	Radiation-Based Selection of COTS Devices for JPL Flight Systems: Non-Volatile Flash Memories	3-1
3.1	Introduction	3-1
3.2	Non-Volatile Flash Memories Technology Overview	3-1
3.3	Radiation Effects on Non-Volatile Flash Memories Technology	3-4
3.4	References	3-12
4	Radiation-Based Selection of COTS Devices for JPL Flight Systems: ADCs and DACs	4-1
4.1	Introduction	4-1
4.2	References	4-11
5	Radiation-Based Selection of COTS Devices for JPL Flight Systems: Devices used in Power Systems	5-1
5.1	Introduction	5-1
5.2	Radiation effects for power system parts	5-1
5.3	Summary of Mitigation Methods	5-7
5.4	References	5-9
6	Radiation-Based Selection of COTS Devices for JPL Flight Systems: Processors	6-1
6.1	Introduction	6-1
6.2	Processor Technology Overview	6-1

technology nodes). The primary design tradeoff for using these devices is that they are volatile, requiring an external configuration memory to store the configuration data; this adds design overhead, real-estate, power and additional reliability concerns to the system.

2.2.2 Flash-based architecture

A flash-based FPGA architecture replaces SRAM configuration elements with floating gate flash technology. The primary benefit being the configuration is non-volatile, meaning it is live on power-up and does not require external memory. The flash process is typically more efficient in terms of area and power. One drawback to flash-based FPGA is that the number of erase-program cycles is limited, unlike SRAM. However, that number is typically in the 10,000 to 100,000 range, which is more than enough for most space applications. Another drawback is that it is a non-standard CMOS process, meaning it will lag behind the aggressively scaled SRAM architecture. Microsemi, formerly Actel Corporation, is the main manufacturer of flash-based FPGAs.

2.2.3 Antifuse-based architecture

Finally, antifuse-based FPGAs implement one-time-programmable (OTP) switches to route and define logic elements. The advantages to this technology are its non-volatility and very small area overhead. The clear disadvantage is the inability to reprogram functionality, and the non-standard CMOS process required to produce the FPGAs. Microsemi and Aeroflex are the two primary manufacturers of antifuse FPGAs.

2.3 RADIATION EFFECTS ON FPGA TECHNOLOGIES













This section provides an overview of radiation effects on the three main FPGA technologies. While not intended to be a comprehensive review of radiation effects, the goal is to provide enough information to aid in the selection of the right COTS FPGA technology for a particular JPL flight mission and/or application.

2.3.1 Destructive Effects – Single Event Latchup – Any FPGA Containing CMOS




2.3.1.1 Overview

CMOS technology is potentially susceptible to single event latchup (SEL). SEL susceptibility in these devices can range from complete immunity, to very rare events, to extremely frequent and/or destructive events.

Basic Knowledge Sharing Made Easier

M-2 Microcircuits							
Type	Overview/General Construction	Circuit Applications	Common Failure Modes	Failure Mechanisms	Technology Trends	Reliability	Recommendations
<p>NVM, NOR Flash Single-level Cells</p> 	<p>split-gate-based. Floating-gate-based and split-gate-based use a floating poly-Si gate to store the data while the charge-trapping type uses nitride (Si3N4) for charge storage. They all employ channel hot electron mechanism to program and tunneling for erase. Generally available in TSOP and BGA packages.</p> <p>• Stacked-gate Split-gate</p>  	<p>its random access capability. Faster read and write compared to NAND Flash. Technology of choice for embedded applications.</p> 	<ul style="list-style-type: none"> * Data retention due to charge loss at higher temperature (>150°C) * Over-erase bit causing excessive bit line leakage * Degradation of charge pump efficiency * Gate oxide rupture 	<p>of trap sites and interface states inside oxide) from P/E cycling is the root cause of failures.</p> <ul style="list-style-type: none"> * Stress induced leakage current (SILC) attributed to data retention failure 	<p>data retention compared to both floating-gate and charge-trapping types. However, its density (~64Mb) is relatively small as compared to floating-gate and charge-trapping (~1 Gb). The major Floating gate vendors are Micron, Atmel and Intel. Split gate vendor: Microchips (formally SST) Charge Trapping (Mirror bit) Vendor: Cypress (formally Spansion)</p>	<p>quality of the tunnel oxide. They are sensitive to P/E cycle, extended read conditions.</p>  	<p>PE cycles and operating temperature. easily degraded under excessive radiation. Recommend a derating factor of 0.75 rated endurance cycles from manufacturer. Use Hamming ECC at a minimum. Per cycling at min, max & nom. Vcc to fully characterize for life for critical applications.</p>
<p>NVM, NOR Flash Multi-level Cells</p>	<p>Only the Floating-gate and Charge-trapping type offer MLC (two bits per cell), e.g., Intel's StrataFlash and Spansion's mirror-bit technologies. Intel's StrataFlash employs different charge density in the floating gate to store 2 bits of information. Spansion's mirror bit employs charge trapped near the source and drain junctions to store 2 bits max. of information.</p>	<p>Widely used for code storage due to its random access capability. Faster read and write as compared to NAND Flash. Technology of choice for embedded applications.</p>	<ul style="list-style-type: none"> * Read window closure due to excessive P/E cycle. * Data retention failure due to charge loss at higher temperature (>150°C) * Over-erase bit * Over-program bit * Gate oxide rupture 	<ul style="list-style-type: none"> * Electron trapping and charging attributed to cycling-induced failures. * Stress induced leakage current (SILC) attributed to data retention failure. 	<p>Currently not widely offered by the vendors. MLC is typically offered for NAND-based Flash.</p>	<p>MLC NOR is generally less reliable than SLC. Typically the endurance spec will show a 10x difference (10K for MLC, 100K for SLC).</p>	<p>MLC Flash is not recommended for use in applications. Extra consideration need ECC.</p>
<p>NVM, NAND Flash Single-level Cells</p> 	<p>The basic storage cell in a mainstream NAND flash is similar to NOR. The key difference is how these storage cells are connected. For NAND, there are a total of 16 to 32 storage cells connected in series with two select transistors at the top and bottom of the string. NAND employs Fowler Nordheim tunneling mechanism for both program and erase. NAND SLC has a 2D planar topology compared to the more advanced 3D-NAND.</p> 	<p>Widely used for data storage, e.g., thumb drive, solid state disk drive) due to its low bit cost (< \$1 per Gb).</p>	<ul style="list-style-type: none"> * Read window is widening due to excessive P/E cycles. * Charge loss leading data retention failure at high temperatures. * Degradation of charge pump efficiency under radioactive environment. 	<ul style="list-style-type: none"> * Electron trapping and charging attributed to cycling-induced failures. * Stress induced leakage current (SILC) attributed to data retention failure. * High voltage operations resulting in severe cell-cell interference and program disturbs. 	<p>2D NAND encounters scaling challenges at 10 to 19 nm node. Vendors have gradually migrated towards 3D-NAND topology to continue with the NAND scaling.</p>	<p>NAND shares common reliability problems with NOR. Cycling-induced oxide degradation is one major issue.</p>	<p>SLC NAND is considered to be more reliable than MLC NAND. The endurance spec for typically rated up to 10K cycles. Derating factor of 0.75 for Vmax, Imax and rate from the manufacturer's data sheet. A chip is typically introduced for gigabyte (>Gb) for efficient and reliable data management (garbage collection, bad blocks). Use Reed-Solomon ECC. Perform end min, max & nom. Vcc to fully characterize for life for critical applications.</p>
<p>NVM, NAND Flash Multi-level Cells</p>	<p>Multi-level cells in 2D-NAND still adopt the SLC NAND string structure. The key difference is how the cells are programmed to different levels. Three types of multi-level cells are available - MLC (2 bits/cell), TLC (3 bits/cell) and QLC (4 bits/cell). The advanced 3D-NAND, the NAND string with 48 cells in series.</p>	<p>Widely used for data storage, e.g., thumb drive and solid state disk drive due to its low bit cost (< \$1 per Gb).</p>	<ul style="list-style-type: none"> * Read window widening due to excessive P/E cycles. * Charge loss leading to data retention failure at high temperature. * Degradation of charge pump efficiency under radiative environment. 	<ul style="list-style-type: none"> * Electron trapping and charging attributed to cycling-induced failures. * Stress induced leakage current (SILC) attributed to data retention failure. 	<p>Transition of 2D-NAND towards 3D-NAND started in late 2016.</p>	<p>Reliability of MLC NAND is worse than its SLC counterpart. An obvious differentiator is the endurance specs: < 1K for MLC versus 10K for SLC.</p>	<p>MLC Flash is not recommended for use in applications. Extra considerations need ECC.</p>

Goal 2: Innovate the Risk Assessment




ASU
NASA Jet Propulsion Laboratory
 California Institute of Technology
Sandia National Laboratories
B. John Garrick Institute for the Risk Sciences
UCLA ENGINEERING



Types of Information

- In ideal world we have on or all of:
 - Test Data (e.g., normal, accelerated)
 - Supplier test data
 - Supplier reliability estimates
 - Clear, solid instructions (i.e.
- Typically, we have incomplete data:
 - Test and Mission performance data on similar, but not identical, parts
 - Estimates based on POF modeling and simulation
 - Historical, on orbit, performance data
- Somewhat useful but hard quantify:
 - Expert Assessment
 - Adjustment Factors, Weights of Evidence
 - Qualitative Factors

Lessons learned at the system level (i.e. can I charge battery while tumbling)





2



3





4

System-level mitigation strategies unknown



A Predictive Tool


The Expert System is a guided tool that gives the analyst the capability of aggregating various reliability related evidence about a COTS part to obtain an estimate for its failure rate.




Circuit Type
 SRAM ADC

Technology Node (nm)
 20 22 28 32 40
 45 65 90 130
 180

Physics of Failure
 Time-dependent dielectric breakdown (TDDB)
 Bias Temperature Instability (BTI)
 Hot Carrier Injection (HCI)




Aggregation of Multiple Pieces of Information




$$\pi(\mu, \sigma | E) = \frac{L(E | \mu, \sigma) \pi_o(\mu, \sigma)}{\int_{\mu} \int_{\sigma} L(E | \mu, \sigma) \pi_o(\mu, \sigma) d\mu d\sigma}$$

$E = \{k_i, T_i\} \quad i = 1, \dots, N$



Bayes Theorem



$$\bar{\phi}(\lambda) = \int_{\mu} \int_{\sigma} \phi(\lambda | \mu, \sigma) \pi(\mu, \sigma | E) d\mu d\sigma$$

COTS Electronic Parts Reliability Assessment Expert System

Circuit Simulation at a Glance

Circuit Type

SRAM ADC

Technology Node (nm)

20 22 28 32 40

45 65 90 130

180

Physics of Failure

Time-dependent dielectric breakdown (Tddb)

Bias Temperature Instability (BTI)

Hot Carrier Injection (HCI)

Mission Time (hours)

27778 hrs

Temperature (°C)

27 °C

ADC Failure Criteria

Effective Number of Bits

Offset Voltage Import Offset Voltage (mV) from Cadence	OFFSET VOLTAGE
Threshold Resolution Threshold Resolution (bits)	Resolution Threshold 6 bits
Ideal Resolution Ideal Resolution (bits)	Ideal Resolution 10 bits
Operating Voltage Operating Voltage (V)	Operating Voltage 1.8 V
ENoB Before Degradation Effective Number of Bits Before Degradation	ENoB Before Degradation 10 bits

SAVE

SRAM Failure Criteria

Bit Error Rate Standby Power Increase

Cell Power Increase Cell Power Increase from Cadence	Cell Power Increase 100
Power Increase Standby Power Increase Criterion	Power Increase Criterion 0.1
SRAM Size SRAM Size (bits)	SRAM Size 1024 bits

SAVE

SRAM Failure Criteria


Bit Error Rate Standby Power Increase

Intrinsic SNM Upload intrinsic static noise margin data (Optional)	INTRINSIC
Degraded SNM Upload degraded static noise margin data from Cadence	DEGRADED

SAVE



SAVE **RUN**

Circuit Simulation – Flowchart



Process Factors

- Bayesian Network is used to integrate the effect of all these factors on reliability estimation
- The result is a process factor coefficient $0 \leq \alpha_{PF} \leq 1$ which reflects the credibility of the manufacturer




Backup

Addressing the Challenge through Bayesian Framework

$$\pi(x|x') = \frac{L(x'|x) \pi_0(x)}{\int L(x'|x) \pi_0(x) dx}$$


X = Unknown to be estimated

X' = Evidence



Circuit Simulation with Physics of Failure

- **Considers the Circuit Simulation with Physics of Failure (PoF)**
- **Three stages:**
 - **Stage I - Preprocessing:**
 - Modeling the Physics of Failure of Transistors
 - Extracting physical properties required for circuit simulation
 - **Stage II - Simulation:**
 - Identifying the canonical block
 - Performing Circuit Simulation with Cadence
 - **Stage III - Post-Processing:**
 - Translating the results of Circuit Simulation to reliability metrics (i.e., Failures-in-Time)




Modeling the Evidence – An Example

Additive Error Model:

$$x^* = x + E$$

$$L(x_1^* | x) = \frac{1}{\sqrt{2\pi}\sigma_1} \exp\left(-\frac{1}{2}\left(\frac{x_1^* - (x + b_1)}{\sigma_1}\right)^2\right)$$



At a Glance


Component Select One	<input type="button" value="NEW"/>	ALM2402QDRRRQ1	<input type="button" value="X"/> ▾	<input type="button" value="EDIT"/>	0.10	FIT
Bayesian Estimation Model Select One	<input type="button" value="NEW"/>	Homogeneous (LN, Percentile) (LN, Median_EF)	<input type="button" value="X"/> ▾	<input type="button" value="EDIT"/>	6.40	FIT
Circuit Simulation Model Select One	<input type="button" value="NEW"/>	SRAM 180nm CS	<input type="button" value="X"/> ▾	<input type="button" value="EDIT"/>	0.0026	FIT
Process Factor Model Select One	<input type="button" value="NEW"/>	SRAM 180nm PF	<input type="button" value="X"/> ▾	<input type="button" value="EDIT"/>	0.881	

Aggregated 1.194 FIT

Leveraging Expert Knowledge

- **Domain knowledge:** knowledge of the expert relative to the problem at hand
- **Normative expertise:** experts' ability to express domain knowledge in the form of metrics of interest

Bayesian Estimation of Data



Part Reliability Database

- Library of reliability data of electronic parts
- Rich source to infer the failure rate of parts and adjust it for specific application temperature
- Connectivity to open data bases (e.g., Texas Instrument database)

Query Tool

	Manufacturer Part Number	Manufacturer
▶	ALM2402FQPWPRQ1	Texas Instruments
▶	ALM2402QDRRRQ1	Texas Instruments
▶	ALM2402QPWPRQ1	Texas Instruments
▶	CF99700AGLMM	Texas Instruments
▶	CF99701GLMM	Texas Instruments

Page of 9
5 rows

Parts Database

Details					MTBF Rate						Early Life Failure Rate			
Part Name	Part Type	FIT	Activation E...	Fails	MTBF	Test Temp (C)	Confidence ...	Usage Temp...	Sample Size	Test Duratio...	Fails	DPPM	Test Temp (C)	Con
▶ ALM2402QD...	Capacitor (A...	0.1	0.7	0	10000000000	125	60	55	159230	1000	0	6	125	60
▶ LM139 MD8	Microcircuit ...	2.6	0.7	0	378000000	125	60	55	4412	1000	0	20	125	60

Page of 1
5 rows

Circuit Simulation – Case Studies

- **Two of the most commonly used COTS parts are thoroughly studied**
 - SRAM
 - ADC
- **Failure criteria:**
 - **SRAM:**
 - Bit Error Rate
 - Standby Power Increase
 - **ADC:**
 - Effective Number of Bits

Effect of Manufacturing Process Factors

- **Qualitative manufacturing process factors that can affect the reliability of the parts**
- **Can be used to adjust an existing failure rate estimate**
- **These factors are characteristics of the manufacturing process**
- **Identified major factors by domain experts:**
 - **Fabrication related factors (Fab)**
 - **Design related factors (Design)**
 - **Process related factors (Process)**
 - **Product related factors (Product)**

Bayesian Estimation Module

- **Tool to integrate different pieces of information.**
- **Two types of analysis:**
 - **Homogeneous Sources of Information :**
 - Assumes that the population from which the evidence is obtained is homogeneous, or alternatively, that the observations refer to the same system or group of systems that have the same reliability characteristics.
 - **Non-Homogeneous Sources of Information:**
 - Assumes that available data are from systems or components submitted to different operational and environmental conditions, design or production differences, and therefore present different reliability measures, such as different failure rates or probabilities of failure on demand.

COTS Electronic Parts Reliability Assessment Expert System

Bayesian Estimation Module at a Glance

BE example on LM139
Suppose we have some test data on the part

STATS PDF CDF

CDF

Legend: Lower, Mean, Median, Upper

Model Type *
Non-Homogeneous

Prior Type *
Log-Normal

Prior Parameter Type *

Median: 2e-8, Median Range Factor: 3

Error Factor: 5, Error Factor Range: 5

Likelihood Type *
Poisson

Likelihood Parameter Type *
Events & Time


DB	CSV	ADD
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Events: 0	Time: 1000	
Events: 1	Time: 14000	
Events: 2	Time: 2000	

Number of Points: 100, Samples: 20000


SAVE ESTIMATE

COTS Electronic Parts Reliability Assessment Expert System Integration


- Expert System can handle the following use cases:



Expert System in HCLA



HCLA Demo




The interface features a logo at the top with the text "Hybrid Causal Logic Analyzer" where "Hybrid" is preceded by a horizontal arrow, "Causal" is preceded by a semi-circle, "Logic" is preceded by a horizontal arrow, and "Analyzer" is preceded by a triangle. Below the logo is a login form with two input fields labeled "Username" and "Password", and a "LOGIN" button at the bottom.

Backup

Bayesian Weighted Posterior Method

- Uncertain evidence: $E = \{E_i, w_i\} \quad i = 1, 2, \dots, N$

$$\pi(\mathbf{x}|E_i) = \frac{L(E_i|\mathbf{x}) \pi_0(\mathbf{x})}{\int L(E_i|\mathbf{x}) \pi_0(\mathbf{x}) d\mathbf{x}} \quad \pi(\mathbf{x}|E) = \sum_{i=1}^N w_i \pi(\mathbf{x}|E_i)$$




COTS Electronic Parts Reliability Assessment Expert System

Constructing PoF equivalent circuit model


UCLA

- **Every Physics of Failure will be modeled as a set of equations.**
- **The Physics of Failure model can predict the device characteristic shifts over time.**
- **For every Physics of Failure, a equivalent circuit model will be developed for circuit simulation.**




PoF Equivalent Circuit Model (TDDDB)

- Hard breakdown (HBD) model
- Instant increase in gate current



- Adding a Rg when HBD occurs.
- HBD follows Weibull distribution.

- Soft breakdown (SBD) model
- Gradual increase in gate current




- Gate current increase exponentially over time.

$$I_g = I_0 \times \exp [\kappa_1 \times \exp(\beta_1 \times V_G - \theta_1 \times t_{ox}) \times t]$$


PoF Equivalent Circuit Model (N/PBTI)

- BTI mainly impact threshold voltage shifts of a MOSFET transistor.



$$\Delta V_{TH} \approx A_0 \exp\left(-\frac{E_A}{k_B T}\right) \left(\frac{|V_G - V_{TH0}|}{t_{ox}}\right)^\gamma t_{stress}^n$$

PoF Equivalent Circuit Model (HCI)



$$V_{Rd} = -V_{gdx} + \sqrt{V_{gdx}^2 + 2V_{ds}\Delta N \left[\frac{\alpha \left(V_{gdx} + \frac{V_{ds}}{2} \right)}{1 + \alpha\Delta N} + \frac{q}{C_{ox}} \right]}$$

$$\Delta R_d = \frac{1 + \alpha\Delta N}{I_{ds0}} V_{Rd}$$


$$V_{gdx} = V_{gs} - V_t - V_{ds} \text{ (linear region)}$$

$$V_{gdx} = 0 \text{ (saturation region)}$$

Assumption:


- all interface traps are acceptor-like and occupied by electrons
- Channel-mobility degradation μ is caused by both ΔN_{it} and ΔN_{ox}

SRAM Degradation Modeling



Assumptions:


- Gaussian distribution
- Variance remains
- Mean degradation
- Criterion: $NM \leq 0$



Assumptions:

- Identical cell
- Binomial distribution
- Criterion: $PI \geq x\%$

ADC Degradation Modeling



Assumptions:

- S/H and comparators are critical
- Errors do not cancel (worst case)
- Criterion: ENoB
- Resolution is modeled by offset voltage change.

