## Small Satellites Demand Innovation in Reliability

Harald Schone, JPL

Huygens probe lands on Saturn on this day, Jan 14 2005


### What's Wrong with SmallSat Reliability?

- A few basic truths:
  - More experienced institutions are more successful
  - Over the decades more missions succeed
  - Mission capabilities have vastly improved
- 4 things you like when developing reliable SmallSats
  - ... experienced engineers
  - ... a multi-discipline team
  - ... plenty of money and schedule
  - ... have learned to deal with COTS


What to do if you don't have all "4"?

Image of MARS by Marco CubeSat









Michael Swartwout

### Reliability in CubeSats is Challenging

- Small form factor and low power demands COTS electronics
  - Long term reliability not an issue
  - Radiation effects are a major concern, specially for non-LEO missions
  - Typically no radiation data exists for COTS
- Tremendous variation in missions types- every cubesat is a unique
  - Risk posture, duration, environment, schedule, cost, complexity, ...
- Huge variation in each institution's knowledge base
  - A one-size-fits-all training is ineffective

#### We established the Small Satellite Reliability Initiative as an answer to these challenges



quantify CubeSat reliability, and more generally, small satellite mission risk

elated Links

largely synonymous; expectations were set accordingly. But their growing potential utility is driving an interagency effort to improve and

### Goal 1: Innovate Sharing Knowledge

- Effective knowledge sharing requires thought
  - Effective ways to collect information: Useful/Complete/ Quick
  - Find formats to facilitate information sharing
    - Sharing piles of papers, seminars, lists of lessons learned or best practices is cumbersome and discourages adoption
  - How to best navigate through this information (standard format & metadata)
  - Guide you through a design/development/Ops process?- Expert System
  - Do you want to be predictive?- Share models
- Make use of vague information. Example:
  - "generally this part has a low TID tolerance"  $\checkmark$
  - ....use CMOS with feature sizes <45nm  $\checkmark$
  - ... the parts are susceptible to SEL  $\checkmark$
  - Design for simplicity



### Overview of Workshop Results: Communicating Risk

- Tailoring Matrices
  - Classify & communicate risk
  - A subgroup is developing characteristics for a number of mission 'types' that impact reliability
  - Risk mitigation binned by risk posture
  - Governance tailored by risk tolerance

2.8

운...


- Risk Models
  - System level libraries under development
  - Studies system architecture and fault protection
  - Informs sponsor of key risk drivers

#### Mission characteristics for an LEO/GEO Mission

Risk Tolerance →					
Mission Characteristics ↓	Very Low	Low	Moderate	High	Very High
Mission Criticality	National Security; Operational	Operational; Primary Science	Gap Filler	Experimental; Technology Demo	Technology Demo Teaching System
LEO Mission Life	5+ years	3-5 years	~1 year	Months	Days to weeks
GEO/Deep Space Mission Life	10+ years	5+ years	1-3 years	Months	Days

Technology Demonstration

#### Mission characteristic for a large constellation



### Sharing JPL COTS Radiation Guidelines. Not a Good Example

1		leline for the Selection of COTS Electronic Parts that will operate in a Space ronments	
2		ation-Based Selection of COTS Devices for JPL Flight Systems: Field Program	
	Gate	Arrays (FPGA)	
	2.1	Introduction	
	2.2	FPGA Technology Overview	2-2
	2.3	Radiation Effects on FPGA Technologies	
	2.4	References	
3	Radia	ation-Based Selection of COTS Devices for JPL Flight Systems: Non-Volatile	e Flash
	Mem	nories	3-1
	3.1	Introduction	
	3.2	Non-Volatile Flash Memories Technology Overview	3-1
	3.3	Radiation Effects on Non-Volatile Flash Memories Technology	
	3.4	References	3-12
4	Radia	ation-Based Selection of COTS Devices for JPL Flight Systems: ADCs and D	ACs 4-1
	4.1	Introduction	4-1
	4.2	References	4-11
5	Radia	ation-Based Selection of COTS Devices for JPL Flight Systems: Devices used	l in Power
	Syste	ems	5-1
	5.1	Introduction	5-1
	5.2	Radiation effects for power system parts	5-1
	5.3	Summary of Mitigation Methods	5-7
	5.4	References	5-9
6	Radi	ation-Based Selection of COTS Devices for JPL Flight Systems: Processors	6-1
	6.1	Introduction	6-1
	6.2	Processor Technology Overview	6-1

technology nodes). The primary design tradeoff for using these devices is that they are volatile, requiring an external configuration memory to store the configuration data; this adds design overhead, real-estate, power and additional reliability concerns to the system.

#### 2.2.2 Flash-based architecture

A flash-based FPGA architecture replaces SRAM configuration elements with floating gate flash technology. The primary benefit being the configuration is non-volatile, meaning it is live on power-up and does not require external memory. The flash process is typically more efficient in terms of area and power. One drawback to flash-based FPGA is that the number of erase-program cycles is limited, unlike SRAM. However, that number is typically in the 10,000 to 100,000 range, which is more than enough for most space applications. Another drawback is that it is a non-standard CMOS process, meaning it will lag behind the aggressively scaled SRAM architecture. Microsemi, formerly Actel Corporation, is the main manufacturer of flash-based FPGAs.

#### 2.2.3 Antifuse-based architecture

Finally, antifuse-based FPGAs implement one-time-programmable (OTP) switches to route and define logic elements. The advantages to this technology are its non-volatility and very small area overhead. The clear disadvantage is the inability to reprogram functionality, and the non-standard CMOS process required to produce the FPGAs. Microsemi and Aeroflex are the two primary manufacturers of antifuse FPGAs.

#### 2.3 RADIATION EFFECTS ON FPGA TECHNOLOGIES

This section provides an overview of radiation effects on the three main FPGA technologies. While not intended to be a comprehensive review of radiation effects, the goal is to provide enough information to aid in the selection of the right COTS FPGA technology for a particular JPL flight mission and/or application.


#### 2.3.1 Destructive Effects – Single Event Latchup – Any FPGA Containing CMOS

#### 2.3.1.1 Overview

CMOS technology is potentially susceptible to single event latchup (SEL). SEL susceptibility in these devices can range from complete immunity, to very rare events, to extremely frequent and/or destructive events.

### **Basic Knowledge Sharing Made Easier**

M-2 Microcircuits							
Туре	Overview/General Construction	Circuit Applications	Common Failure Modes	Failure Mechanisms	Technology Trends	Reliability	Recommendatio
NVM, NOR Flash Single-level Cells	split-gate-based. Floating-gate-based and split-gate-based use a floating poly-Si gate to store the data while the charge-trapping type uses nitride (Si3N4) for charge storage. They all employ channel hot electron mechanism to program and tunneling for erase. Generally available in TSOP and BGA packages. • Stacked-gate Split-gate	its random access capability. Faster read and write compared to NAND Flash. Technology of choice for embedded applications.	Data retention due to charge loss at higher temperature (>150°C)     Over-enase bit causing excessive bit line leakage     Degradation of charge pump efficiency     Gate oxide rupture	of trap sites and interface states inside oxide) from P/E cycling is the root cause of failures. * Stress induced leakage current (SILC) attributed to data retention failure E	data retention compared to both floating-gate and charge- trapping types. However, its density (~64Mb) is relatively small as compared to floating-gate and charge-trapping (~1Gb). The major Floating gate vendors are Micron, Atmal and Intel. Split gate vendor: Microchips (formally SST) Charge Trapping (Mirror bit) Vendor: Cypress (formally Spansion)	quality of the tunnel oxide. They are sensitive to P/E cycle, extended read conditions. ATP Projected Data Retention (Pre-Cycles 10%)	PE cycles and operating temperature. easily degraded under excessive radia Recommend a derating factor of 0.75 rated endurance cycles from manufactu Use Harming ECC at a minimum. Per cycling at min, max & nom. Vcc to fu over life for critical applications.
المَبْمَالَمْبِمَالَمْبِمَا	Source Provide Connect Case		Control     Contro     Control     Control     Control     Control     Control     C	SIQ SILC gale oxide source x dmin substrate oxide substrate x x		Tremperstare(U)	All a grip accident faite compared to at C
-leastenet.	Gard Oxide Optorage Elevent () Source/Drain Funel Oxide Program Bit 1 Read Bit 2	Widely used for code storage due to	Program/erase cycles	* Electron trapping and charging attributed to eveling.	Currently not widely offered by the vendors. MLC is	MLC NOR is generally less reliable than SLC. Typically	MLC Flash is not recommended for us
NVM, NOR Flash Multi-level Cells	Only the Floating-gate and Charge-trapping type offer MLC (two bits per cell), e.g., Intel's StrataFlash and Spansion's mirror-bit technologies. Intel's StrataFlash employs different charge density in the floating gate to store 2 bits of information. Spansion's mirror bit employs charge trapped near the source and drain junctions to store 2 bits max. of information.	its random access capability. Faster	Read window closure due to excessive P/E cycle.     Data retention failure due to charge loss at higher temperature (>150°C)     Over-enase bit     Over-png ram bit     Gate oxide rupture	<ul> <li>Identifying and charging attributed to cycling- induced failures.</li> <li>Stress induced leakage current (SILC) attributed to data retention failure.</li> </ul>	Unrentry not whely offered by the vendors. MLC is typically offered for NAND-based Flash.	MLC NOK is generally less reliable than SLC. Typically the endurance spec will show a 10x difference (10K for MLC, 100K for SLC).	MLC risks is not recommended for un application. Extra consideration need ECC.
NVM, NAND Flash Single-level Cells	The basic storage cell in a mainstream NAND flash is similar to NOR. The key difference is how these storage cells are connected. For NAND, there are a total of 16 to 32 storage cells connected in series with two select transistors at the top and bottom of the string. NAND employs Fowler Nordheim tunneling mechanism for both program and erase. NAND SLC has a 2D planar topology compared to the more advanced 3D-NAND.	Widely used for data storage, e.g., thumb drive, solid date disk drive) due to its low bit cost (< \$1 per Gb).	<ul> <li>Read window is widening due to excessive P/E cycles.</li> <li>Charge loss leading data retention failure at high temperatures.</li> <li>Degndation of charge pump efficiency under radioactive environment.</li> </ul>	<ul> <li>Electron trapping and charging attributed to cycling- induced failures.</li> <li>Stress induced leakage current (SILC) attributed to data retention failure.</li> <li>High voltage operations resulting in severe cell-cell interference and program disturbs.</li> </ul>	2D NAND encounters scaling, challenges at 10 to 19 nm node. Vendors have gradually migrated towards 3D-NAND topology to continue with the NAND scaling.	NAND shares common reliability problems with NOR. Cycling-induced oxide degradation is one major issue.	SLC NAND is considered to be more MLC NAND. The endurance spec for typically rated up to 10K cycles. Rec factor of 0.75 for Vmax, Imax and rate from the manufacturer's data sheet. A chip is typically introduced for giga4 (-Gb) for efficient and reliable data me garbage collection, bad blocks). Use Recd-Solomon ECC. Perform end
,	HAND Show MAND Show		$\sum_{k=1}^{2} 0$ $-B - W = 90 \text{ mm} L^{1} = +90 \text{ nm}$ $-B - W = 90 \text{ mm} L^{1} = 150 \text{ nm}$ $-A - W = 150 \text{ nm} L^{1} = 150 \text{ nm}$ $-C - W = 150 \text{ nm} L$	Solid: Initial Open. After bake @ RT Solid: Initial Open. After bake @ RT 10° 10° 10° 10° 10° 10° Vth (Arb. unit)			min, max & nom. Vce to fully characti critical applications.
NVM, NAND Flash Multi-level Cells	Multi-level cells in 2D-NAND still adopt the SLC NAND string structure. The key difference is how the cells are programmed to different levels. Three types of multi-level cells are available - MLC (2 bits/cell), TLC (3 bits/cell) and QLC (4 bits/cell). Este durated 2D NAND, the NAND string with 48, 06 levers in	Widely used for data storage, e.g., thumb drive and solid state disk drive due to its low bit cost (< \$1 per Gb).	<ul> <li>Read window widening due to excessive P/E cycles.</li> <li>Charge loss leading to data retention failure at high temperate.</li> <li>Degmdation of charge pump efficiency under radiative environment.</li> </ul>	<ul> <li>Electron trapping and charging attributed to cycling- induced failures.</li> <li>Stress induced leakage current (SILC) attributed to data retention failure.</li> </ul>	Transition of 2D-NAND towards 3D-NAND started in late 2016.	Reliability of MLC NAND is worse than its SLC counterpart. An obvious differentiator is the endurance specs: <1K for MLC versus 10K for SLC.	MLC Flash is not recommended for us applications. Extra considerations ne
Appendix A	Capacitors Diodes Optoelectr	onics Microcin	rcuits Resistors Thermis	tors Transistors +			



### **Types of Information**


- In ideal world we have on or all of:
  - Test Data (e.g., normal, accelerated)
  - Supplier test data
  - Supplier reliability estimates
  - Clear, solid instructions (i.e.
- Typically, we have incomplete data:
  - Test and Mission performance data on similar, but not identical, parts
  - Estimates based on POF modeling and simulation
  - Historical, on orbit, performance data
- Somewhat useful but hard quantify:
  - Expert Assessment
  - Adjustment Factors, Weights of Evidence
  - Qualitative Factors

### Lessons learned at the system level (i.e. can I charge battery while tumbling)


0

LOW 0%


Correct 100%



V




## COTS Electronic Parts Reliability Assessment Expert System Aggregation of Multiple Pieces of Information




UCLA

Median

### COTS Electronic Parts Reliability Assessment Expert System **Circuit Simulation at a Glance**





# COTS Electronic Parts Reliability Assessment Expert System Circuit Simulation – Flowchart



# COTS Electronic Parts Reliability Assessment Expert System Process Factors


- Bayesian Network is used to integrate the effect of all these factors on reliability estimation
- The result is a process factor coefficient  $0 \le \alpha_{PF} \le 1$  which reflects the credibility of the manufacturer





### Backup

COTS Electronic Parts Reliability Assessment Expert System Addressing the Challenge through Bayesian Framework



X' = Evidence

Х

### COTS Electronic Parts Reliability Assessment Expert System Circuit Simulation with Physics of Failure


- Considers the Circuit Simulation with Physics of Failure (PoF)
- Three stages:
  - Stage I Preprocessing:
    - $\circ~$  Modeling the Physics of Failure of Transistors
    - $\circ~$  Extracting physical properties required for circuit simulation
  - Stage II Simulation:
    - $\circ~$  Identifying the canonical block
    - Performing Circuit Simulation with Cadence
  - Stage III Post-Processing:
    - Translating the results of Circuit Simulation to reliability metrics (i.e., Failures-in-Time)

#### Time Dependent Dielectric Breakdown Hot Carrier Injection (HCI) Bias Temperature Instability (BTI)



COTS Electronic Parts Reliability Assessment Expert System UCLA Modeling the Evidence – An Example Additive Error Model:  $x^* = x + E$  $L(x_1^*|x) = \frac{1}{\sqrt{2\pi}\sigma_1} \exp\left(-\frac{1}{2}\left(\frac{x_1^* - (x+b_1)}{\sigma_1}\right)^2\right) - \frac{1}{2}\left(\frac{x_1^* - (x+b_1)}{\sigma_1}\right)^2$ 

# COTS Electronic Parts Reliability Assessment Expert System At a Glance




# COTS Electronic Parts Reliability Assessment Expert System Leveraging Expert Knowledge



- Domain knowledge: knowledge of the expert relative to the problem at hand
- Normative expertise: experts' ability to express domain knowledge in the form of metrics of interest

# COTS Electronic Parts Reliability Assessment Expert System Bayesian Estimation of Data



## COTS Electronic Parts Reliability Assessment Expert System Part Reliability Database

- Library of reliability data of electronic parts
- Rich source to infer the failure rate of parts and adjust it for specific application temperature
- Connectivity to open data bases (e.g., Texas Instrument database)

				Manufacturer P	art Number						Manufac	turer				
•	ALM2402	FQPWPRQ1						Texas Ins	struments							
►	ALM2402	QDRRRQ1						Texas Ins	Texas Instruments							
►	ALM2402QPWPRQ1								struments							
►	CF997004	AGLMM					Texas Ins	struments								
•	CF997010	GLMM						Texas Ins	struments							
		Previou	15			Page 1	of 9		5 rows	\$			Next			
	Parts	Databas	se					MTBF Rate						Farly Life Failure F	Rat	
		Databas	S <b>E</b> tails					MTBF Rate					1	Early Life Failure F		
	Part Name	Databas	se	Activation E	Fails	MTBF			Usage Temp		Test Duratio	Fails		Early Life Failure F Test Temp (C)		
		Databas	S <b>E</b> tails	Activation E							Test Duratio	Fails	1			
	Part Name	Databas	S <b>E</b> tails FIT	0.7	Fails		Test Temp (C) 125	Confidence 60	Usage Temp 55	Sample Size	Test Duratio 1000	Fails	1	Test Temp (C)		
•	Part Name	Databas De <sup>r</sup> Part Type	Se tails FIT 0.1		Fails	MTBF	Test Temp (C)	Confidence	Usage Temp	Sample Size			DPPM	Test Temp (C)	)	
•	Part Name ALM2402QD	Databas De Part Type Capacitor (A	Se tails FIT 0.1	0.7	Fails	MTBF	Test Temp (C) 125	Confidence 60	Usage Temp 55	Sample Size	1000	0	6	Test Temp (C)	)	
•	Part Name ALM2402QD	Databas De Part Type Capacitor (A	Se tails FIT 0.1	0.7	Fails	MTBF	Test Temp (C) 125	Confidence 60	Usage Temp 55	Sample Size	1000	0	6	Test Temp (C)	)	

COTS Electronic Parts Reliability Assessment Expert System



## Circuit Simulation – Case Studies

- Two of the most commonly used COTS parts are thoroughly studied
  - SRAM
  - ADC
- Failure criteria:
  - SRAM:
    - o Bit Error Rate
    - $\circ~$  Standby Power Increase
  - ADC:
    - $\circ~$  Effective Number of Bits

# COTS Electronic Parts Reliability Assessment Expert System UCLA Effect of Manufacturing Process Factors

- Qualitative manufacturing process factors that can affect the reliability of the parts
- Can be used to adjust an existing failure rate estimate
- These factors are characteristics of the manufacturing process
- Identified major factors by domain experts:
  - Fabrication related factors (Fab)
  - Design related factors (Design)
  - Process related factors (Process)
  - Product related factors (Product)

# COTS Electronic Parts Reliability Assessment Expert System Bayesian Estimation Module


- Tool to integrate different pieces of information.
- Two types of analysis:
  - Homogeneous Sources of Information :
    - Assumes that the population from which the evidence is obtained is homogeneous, or alternatively, that the observations refer to the same system or group of systems that have the same reliability characteristics.
  - Non-Homogeneous Sources of Information:
    - Assumes that available data are from systems or components submitted to different operational and environmental conditions, design or production differences, and therefore present different reliability measures, such as different failure rates or probabilities of failure on demand.

UCL

### COTS Electronic Parts Reliability Assessment Expert System Bayesian Estimation Module at a Glance



-




27


## COTS Electronic Parts Reliability Assessment Expert System Integration




• Expert System can handle the following use cases:



### COTS Electronic Parts Reliability Expert System in HCLA




## COTS Electronic Parts Reliability






## Backup

# COTS Electronic Parts Reliability Assessment Expert System Bayesian Weighted Posterior Method



$$\pi(\mathbf{x}|\mathbf{E}_{i}) = \frac{L(\mathbf{E}_{i}|\mathbf{x})\pi_{0}(\mathbf{x})}{\int L(\mathbf{E}_{i}|\mathbf{x})\pi_{0}(\mathbf{x})d\mathbf{x}} \qquad \pi(\mathbf{x}|\mathbf{E}) = \sum_{i=1}^{N} \mathbf{w}_{i} \pi(\mathbf{x}|\mathbf{E}_{i})$$



### COTS Electronic Parts Reliability Assessment Expert System Constructing PoF equivalent circuit model




Technology node

• Every Physics of Failure will be Manufacturer **Circuit Blocks** modeled as a set of equations. **Operating Condition**  The Physics of Failure model can predict the device characteristic Fresh Device netlists Process design kit (PDK) (manufacturer provided) (Cadence) shifts over time. For every Physics of Failure, a **Circuit transient** Equivalent circuit simulation elements for PoF equivalent circuit model will be (Cadence) developed for circuit simulation. **Aging Results** 

COTS Electronic Parts Reliability Assessment Expert System PoF Equivalent Circuit Model (TDDB)


- Hard breakdown (HBD) model
- Instant increase in gate current



- Adding a Rg when HBD occurs.
- HBD follows Weibull distribution.

• Soft breakdown (SBD) model

Gradual increase in gate current



Gate current increase
 exponentially over time.


 $I_g = I_0 \times \exp \left[\kappa_1 \times \exp(\beta_1 \times V_G - \theta_1 \times t_{ox}) \times t\right]$ 



COTS Electronic Parts Reliability Assessment Expert System PoF Equivalent Circuit Model (N/PBTI)




• BTI mainly impact threshold voltage shifts of a MOSFET transistor.



$$\Delta V_{\rm TH} \approx A_0 \exp\left(-\frac{E_A}{k_B T}\right) \left(\frac{|V_G - V_{\rm TH0}|}{t_{\rm ox}}\right)^{\gamma} t_{\rm stress}^n.$$

### COTS Electronic Parts Reliability Assessment Expert System PoF Equivalent Circuit Model (HCI)






$$\begin{aligned} \Delta R_{d} &= -V_{gdx} + \sqrt{V_{gdx}^{2} + 2V_{ds}\Delta N[\frac{\alpha\left(V_{gdx} + \frac{V_{ds}}{2}\right)}{1 + \alpha\Delta N} + \frac{q}{C_{ox}}]} \\ \Delta R_{d} &= \frac{1 + \alpha\Delta N}{I_{ds0}}V_{Rd} \\ V_{gdx} &= V_{gs} - V_{t} - V_{ds} (linear region) \\ V_{gdx} &= 0 (saturation region) \end{aligned}$$

- all interface traps are acceptor-like and occupied by elections
- Channel-mobility degradation u is caused by both  $\Delta N_{it}$  and  $\Delta N_{ox}$

## COTS Electronic Parts Reliability Assessment Expert System SRAM Degradation Modeling






Power increase

## COTS Electronic Parts Reliability Assessment Expert System ADC Degradation Modeling





#### Assumptions:

- S/H and comparators are critical
- Errors do not cancel (worst case)
- Criterion: ENoB
- Resolution is modeled by offset voltage change.

